#### **US & Japan TG 4 activities of QA Forum**

**QA Task Force 4:** Diode, Hot Spot, Shading & Reverse Bias

- Paul Robusto (Intertek)/Vivek Gade (Jabil) Co-Leaders US Team February 26, 2013

#### **Overview**

- Introduction
- Summary of Testing (Jabil, NREL, Japan, Solaria)
- Presentation Testing at Solaria and Summary of Testing (ESD)
  - Kent Whitfield
- <u>Presentation</u> Testing by the Japan Team (ESD, Diode, J-box & Module-Thermal Runaway)
  - Y. Uchida (JET) & Y. Konishi (Onamba)
- <u>Poster</u> Testing at NREL (Diode, Hot Spot, J-box)
  - -Zeng Zhang (Chandler), John Wohlgemuth, and Sarah Kurtz
- <u>Poster</u> Testing at MEMC/SunEdison (High Temp Rev. Bypass Diodes bias & Failures
  - Jean Posbic, Eugene Rhee and Dinesh Amin

#### Introduction

- Several failures have been known to exist primary are: sustained over heating over a long period of time, Reverse bias thermal run away, Shading and un-shading resulting in thermal runaway and electrostatic discharge related events.
- Team of module manufacturers, diode manufacturers and researchers in Task group 4 investigated several scenarios and how failures modes can be recreated through reliability testing.
- Few working groups were formed. Work performed by those working groups is introduced in this presentation. Few of the specific presentations detailing results will follow this introduction.
- Correlation is hampered due to limited Field failure data.

#### History


- 2011: Task Group 4 reviewed testing standards and identified potential gaps:
  - Accuracy of diode technical data sheet.
  - Qualification tests that ensure reliability.
  - Electrostatic Discharge (ESD) susceptibility.
- 2012: Task Group performed series of experiments
  - ESD testing HBM, MM, IEC Model
  - Statistical and Weibull analysis
  - HTFB/RB and thermal cycling testing
  - Thermal Runaway Tests of J-boxes

### International PV Module Quality Assurance Forum

Task-4 Region US

#### **Jabil Tests Status/Plans**

- Extended test time for standard bypass diode test with 1.25 lsc at 80°C (720 hours)
  - 1) No issues of fatigue or drop in voltage seen.
  - 2) Sample size 6
  - 3) 12A rated diodes with different junction box designs



#### **Ongoing tests and future Tests Plans**


- Reverse bias testing of cells at High Temperature (on going on random samples)
  - 1) No issues of early breakdown at 50C observed so far at 12V for one hour testing. (Monitoring with an IR camera for local hot spots and temperature rise)
  - 2) Four different cell manufacturers
- ➤ Diode testing with Reverse bias at high temperature and reverse bias transition survivability (Not initiated yet, tentative start date April 2013)
  - 1) Reverse bias voltage levels: 80% of the rated reverses voltage.
  - 2) Temperature levels: Maximum rated Junction temperature.
  - 3) Sample size 10
- Validation of test results obtained at NREL (April 2013)

#### Field failed diode analysis

Failure analysis of field failed diode provided by NREL was facilitated. This was the only failed sample that the group had received from the field. Unfortunately little could be learned from the failure analysis due to the extent of the damage to the diodes; resulting in the die fracturing in several places and the epoxy mold compound carbonizing on the front face of the die, preventing it from being removed by standard chemical methods. It was clear from the damage to the die, packages and the surrounding

plastic unit that the over-stress event was very severe, generating significant temperatures.








# International PV Module Quality Assurance Forum NREL Thermal reliability testing for PV diodes

#### Three types of J-boxes were used for the thermal reliability testing:

- > Test 1--- High temperature endurance testing with forward biased current.
  - Objective: To assess diodes operating performance under long-term hot spot condition (50C/60C/70C),10A, 1000 hrs
  - Result: No diode failed. The diode temperature rises and forward voltages of J-box 1 and 3 increased after testing. Diodes in J-box 2 were very stable
- > Test 2 --- Thermal cycle plus forward bias/reverse bias.
  - Objective: To assess diodes reliability under thermal cycling (-40 to 85C) caused by ambient temperature change combined with hot spot current flow (10 A above 25C) for first 100 cycles, -12V for above 25C for second 100 cycles.
  - Result: After the testing, diodes of <u>Box-1 totally failed (middle diode)</u>; diodes forward bias voltage of Box-3 increased by 0.5V; diodes forward bias voltage of Box-2 were stable.
- > Test3 --- Thermal cycle plus reverse bias.
  - Objective: To assess diodes reliability under thermal cycling caused by ambient temperature change without hot spot.
  - Result: There is <u>no abnormal appearance of diode</u> were found and no appreciable changes in terms of reverse diode characteristics were detected.

#### ➤ Next step:

Design experiment to simulate the field condition of momentary shading on the PV modules caused by cloud or bird, etc.



### Reporting contents from J-TG4

1. Thermal runaway test results of J-boxes

Reverse bias test at high temperature (Thermal runaway test)

- 1 for J-box-A / with potting
- ② for J-box-B-1 / without potting
- **3** for J-box-C / without potting
- 2. <u>Tj (junction temperature) measurement method for Bypass diode</u> Comparison with Vf-Tj method and Tlead method

\_\_\_\_\_\_

Recommendation: we should use the Vf-Tj method in accordance with "paragraph 10.18 Bypass diode thermal test / procedure 2 specified in IEC61646".

# International PV Module Quality Assurance Forum Task-4 Region US

#### ESD Testing Program – Status

- Diode ESD Susceptibility identified as a gap in current qualification testing programs in the Task Group 4 white paper issued September 2011 (pbworks QA Rating Wiki).
- Extensive research and testing program started in October 2011 and has, thus far:
  - Identified ESD as a failure mode of concern for Schottky diodes
  - Corroborated that some manufacturing line and 3<sup>rd</sup> party failures of diodes can be traced to ESD events. Field data remain elusive.
  - Found that a step-stress ESD testing method using a standard IEC impedance model appears effective at uncovering differences in susceptibility between similarly rated Schottky diodes and:
    - Only positive surges against the cathode side produce failures
    - A minimum of ten surges on each of ten samples is required to produce a
      Weibull cumulative distribution function that matches well with a higher
      number of surge events on a larger sample size.
    - Been able to correlate test method results to one manufacturer's experience with in-house failure rates.
- Present effort is to obtain other manufacturer's input on method.
  - Likely to use IEC Test Method as a vehicle to allow inter-manufacturer comparison with method and results.

#### **Technical Presentations**

ESD Surge Characterization of Schottky Diodes

by Kent Whitfield (Solaria)

 On the occurrence of thermal runaway in Diode in the J-box

by Y. Uchida (JET)

#### **Poster Session**

1. The Thermal Reliability Study of Bypass Diodes in Photovoltaic Modules

by Zhang, Zhen., Wohlgemuth J. 1, Kurtz,
National Renewable Energy Laboratory, Golden, Colorado, USA
State Key Lab of Photovoltaic Science and Technology, Trinasolar Co. Ltd.,
Changzhou, China

If the heat dissipation is not good enough, there is still some possibility of diodes degradation or failure in PV modules under hot spot condition. Thermal cycle condition with forward biased current to diode, are representative of hot spot conditions, can impose a strong thermal fatigue stress to diode, and may cause failure for bypass diodes of some PV module that may be able to pass present criteria of IEC 61215

2. <u>High Temperature Reverse By-Pass Diodes Bias and Failures</u>

by Jean Posbic, Eugene Rhee and Dinesh Amin (MEMC/ SunEdison)

They developed a very simple method to test diodes in a j-box or individually in the lab without the need for a sophisticated thermal chamber.

#### **US TG 4 activities of QA Forum**

# QA Task Force 4; Diode, Shading & Reverse Bias Diode ESD Characterization

**Contains no confidential information.** 

# Kent Whitfield with thanks to Solaria for their support of this work

#### Overview of Presentation


- ESD Surge Characterization of Schottky Diodes
  - ➤ Motivation Why ESD characterization of diodes might be important
    - > History
    - Case study
    - > Observations from failed diodes
  - Methods to characterize a diode's ESD tolerance
    - > Environment
    - > Testing methods
    - > Proposed procedure
    - Data analysis
    - Correlation to failures encountered
  - Next steps


# A Completely Selective History

 1985: General diode reliability guidelines based primarily on operational temperature.

Diode Type	Maximum Allowable Junction	Derated Temperature for
	Temperature	Long-Term Reliability
p-n	175°C	125°C
Schottky	125°C	75°C

- 1993: 20k modules had a 50% failure rate over ten years.
  - 90% of the failures were from common causes that included lack of adequate bypass diode protection (hot spot failures).
- 2011: Task Group 4 reviewed testing standards and identified potential gaps:
  - Accuracy of diode technical data sheet.
  - Qualification tests that ensure reliability.
  - Electrostatic Discharge (ESD) susceptibility.





# Case Study

- Field Failure Data: Anecdotal, mostly onesy-twosey, occasional large scale at <u>A</u> site. Suggests some batch/site-specific behavior.
- Undisputed: Schottky diodes are found to fail at a measurable rates in production – Final IV curve/EL.
  - 2011: Sudden onset of certification samples and production modules being found with shorted diodes.
  - No process or design change and some certification tests NOT related to diodes:
    - TC50, TC200, DH1000, Preconditioning???
  - Failure rate goes from 0.0% to 0.4% in one facility, but in another with ESDS 20.20 compliance, rates stays at 0.0%.




Melt zone

### **More Observations**

 Decap and FA indicates all diodes of suffering from electrical overstress – but inconsistent from ESD alone due to presence of melted regions.

 Failed diodes happen to conform to a specific date code range.

## Ye' Ol' Fishbone



- Evidence seems to point to ESD susceptibility change in this case study only.
- Bigger question is what is the susceptibility?

#### International PV Module Quality Assurance Forum

Task-4 Region US

## Characterization of Environment


- Electrostatic voltage in the facility.
  - Simple, low-cost test equipment and fast to characterize.
  - Cannot gauge charge transfer which is critical to the ESD failure mode.
- ESD event meter.
  - Simple, but higher-costing test equipment.
  - Can gauge peak voltage stress associated with standard charge transfer models.


JBOX INSTALLATION STEP (measurement date 10 Oct 2011)	Measured Voltage (V)
Opening shipping container and measuring jbox potential while still in box	+1,260
Preparation table resting voltage	+90
Removal of Jbox from box and placement on table. Resulting jbox voltage.	+470
Placing two strips of double-sided tape on jbox. Max voltage.	+120
Jbox voltage after applying perimeter silicone adhesive.	+130
Jbox voltage after removing double-sided tape release liner. Max	+2500
voltage.	
Placing Jbox on laminate. Maximum box voltage.	+50
MODULE TESTING CONDITIONS Flash simulator curtain voltage. (NOT JBOX)	+200
Flash simulator structure voltage. (NOTJBOX)	+50
LAMINATE CONDITIONS	
Laminator outfeed belt voltage (NOTJBOX).	+250
Laminate on outfeed conveyer belt (NOT JBOX)	+110
Laminate on table post backsheet trimming operation	+110
SEPARATE WORK AREA KNOWN TO HAVE A HIGH STATIC POTENTIAL	
EVA Roll	-3500
EVANOR	



### **Knowns**

- Schottky diodes more susceptible to ESD damage.
- ESD events may occur from
  - human contact only, or
  - In-house charged-device/
    operator interaction such as
    jbox installation, connecting to
    test equipment (hi-pot, IV, EL),
    or
  - 3<sup>rd</sup> party charged device interaction, or
  - In field installation.





Some statistical difference between people

# How to Characterize Susceptibility

Most commonly used impedance circuits for ESD

testing are:

– Impedance Circuits:

ANSI/ESDA/JEDEC
 JS-001 – Human Body Model


Bare finger

• <u>JEDEC</u> <u>JESD22-A115C – Machine Model</u>

Charged machine

• <u>IEC</u> 61000-4-2 – ESD Immunity


Discharges from operators



#### International PV Module Quality Assurance Forum

Task-4 Region US






Testing with leads already formed for jbox believed to be important.

# Differences in the Impedance Circuits


- Hard to measure voltage and current during actual test without affecting results.
- Contact repeatability issues also occur.
- So, validate a LTSpice model against real current waveforms and use model to improve understanding of surge differences




# International PV Module Quality Assurance Forum Task-4 Region US

# LTSPICE Model Machine Model Impedance

#### **Schottky LTSPICE Diode Model**






Key Consideration – This model diode is fully recoverable in the breakdown region regardless of current. Actual diodes are also fully recoverable in breakdown below a specific current threshold at a specific temperature.


#### International PV Module Quality Assurance Forum

Task-4 Region US

# Comparison to Actual



# LTSPICE Voltage and Current



Numerically integrated surge energy ~0.4 mJ


Numerically integrated surge energy ~7 μJ

Numerically integrated surge energy ~4 μJ

# International PV Module Quality Assurance Forum Task-4 Region US

#### Arrived at ESD Testing Method


- 5kV steps from 5kV to 30kV using a simple multimeter check for short-circuit following surge application.
- Sample size of 10 diodes all having same date code.
- 10 positive surges applied to cathode side with
   10 seconds between surges.
  - Literature suggests breakdown region on die is small so relaxation time required between surges.
- A Weibull curve used to fit data.
  - > Where we have substituted surge voltage for time.
  - ➤ The CDF is thus interpreted to mean fraction of all units in the population which will fail by V peak voltage having a voltage and current waveform given by the IEC model.
  - ➤ Shaded region indicates a 95% confidence interval around the median line.



# International PV Module Quality Assurance Forum Task-4 Region US


#### **ESD Surge Testing**

- Basis of ESD Test IEC 61000-4-2
- Surge-to-Failure, Step-Stress Program.
   Considered following variables:
  - Impact to reverse leakage current at room temperature
    - No correlation below failure threshold.
  - Impact to reverse leakage current when diode is at 60C
    - No correlation below failure threshold.
  - Impact of positive surges against anode side of diode
    - No failures observed.
  - Impact of positive surges against cathode side
    - Resulted in failures.
  - Impact of sample size
    - Similarity of failure distributions exists with samples sizes from 10 to 60 at 95% confidence,
  - Impact of number of surges applied per stress step
    - Similarity of failure distributions exist with 5 to 50 surges at 95% confidence.
  - Compared results using IEC model with Machine Model
    - Failure distributions are similar in Weibull space, but shifted to lower voltages in the Machine Model.



# Some Confirmation of Technique

- Static voltage measurement indicated a 2500V risk in area of jbox installation.
- Tested a group of diodes <u>using IEC</u> <u>model</u> and selected one that SHOULD result in a 7.2ppb failure rate of at this level of ESD voltage.
- Actual failure rate in production found to be 82ppm!
- Changed in-house measurement from static voltage to actual ESD event detection.
- Measured 47 ESD events and mean found to be 8.2kV NOT 2.5kV.
- This mean correlated well with the observed production failure rate.



# Conclusion and Next Steps

- ESD found to damage Schottky diodes.
- ESD events triggered when there is an interaction between charged devices during installation or testing although there appears to also be some operator interaction.
- Failure rates differ from diode-to-diode even when ratings are the same.
- A test procedure based IEC surge standard seems to be useful in characterizing diode ESD susceptibility.
- NEED other manufacturers to corroborate findings.
- PROPOSE a test method in IEC TC82, WG2 but without pass/ fail criteria.

# Thank you!

# On the occurrence of thermal runaway in Diode in the J-box

J-TG 4 activities of QA Forum
QA Task Force 4; Diode, Shading & Reverse Bias

Feb. 26-27, 2013 @ Denver, USA

- Y. Uchida / JET (Japan Electrical & Environment Technology Laboratories)
- Y. Konishi / ONAMBA CO.,LTD.
- T. Okura / SOMA OPTICS, LTD.

# **J-TG4 Activity Report**

# J-TG4 activities had been reported in the following events;

1. Dec.08, 2011 2<sup>nd</sup>. QA Forum Tokyo

2. Feb. 28, 2012 NREL PV Module Reliability Work-shop

3. May 07, 2012 WG2 STRESA meeting

4. Oct.01, 2012 WG2 Oslo meeting

5. Nov.27, 2012 3<sup>rd</sup>. QA Forum Tokyo

6. Feb.26,27, 2013 NREL PV Module Reliability Work-shop

## **Background**

#### → Trend of Bypass diode from P/N Si diode to SBD

- This trend is because of the addition of "Bypass diode thermal test" in IEC 61215 Ed2. (2005-04),
- ①When applying current of Isc at 75°C, diode junction temperature shall not exceed max. rated Tj.
- ②When applying current of "1.25XIsc" at 75 °C, the function of diode shall not be impaired.



On top of the above requirements, due to the pressure of the price reduction of diode and suppression of heat-up, the bypass diode has switched to the SBD with low Vf.

#### International PV Module Quality Assurance Forum

Task-4

J-TG4

## **Test reports**

- Test (1) Continuous current test for J-box
  - 1)-1 for Diode-A
  - ①-2 for J-box-A
- **Test (2) Intermittent current test for Diode** 
  - 2-1 for Diode-A
  - 2-2 for Diode-B

Reported at WG2 Oslo meeting.

- Test<sup>3</sup> Reverse bias test at high temperature (Thermal runaway test)
  - **3-1** for J-box-A / with potting
  - ③-2 for J-box-B-1 / without potting for J-box-B-2 / without potting
  - **3-3** for J-box-C / without potting

# **Contents of this report**

1. Thermal runaway test results of J-boxes


2. Tj measurement method for Bypass diode

# J-boxes for Thermal-runaway tests









### International PV Module Quality Assu

### Summary of "Reverse bias test at high temperature";

9. Left ×

■ Chamber temp.: 90°C ■

13A



The numbers mean a test sequence.

Test ③-1; J-box-A / with potting (Test sequence : ①center→②right→ ③left)

			Reverse	bias / Vr	
		15V	20V	25V	30V
	9A	1. Center O	2. Center O	3. Center O	
If /	11A	4. Center O	5. Center O	6. Center ×	
Forward current	12A	7. Right O	8. Right×	O; No thermal	•

Task-4

J-TG4

30V

## Summary of "Reverse bias test at high temperature";

Test 3-2; J-box-B-1 / without potting

■Chamber temp.: 75°C

Reverse bias / Vr

		15V	20V
	8A	1. Center O	3. Center O
If / Forward	9A	2. Center O	5. Center O
current	11A	4. Center O	O · No
	12A		O; No ×; The

O; No thermal runaway

×; Thermal runaway

The numbers mean a test sequence.

25V

■ Chamber temp.: 90°C

		15V	20V	25V	30V
	8A	6. Center O	8. Center O		
If / Forward	9 <b>A</b>	7. Center O	10. Center O		
current	11A	9. Center O	11. Center ×		
	12A				

### International PV Module Quality As

## Summary of "Reverse bias test at high temperature":

Test ③-2; J-box-B-2 #3 / without potting (Test sequence : ①center→②right→ ③left)

		Left	diode	Cente	r diode	Right	diode
VR; reve	rse voltage	15VR	20VR	15VR	20VR	15VR	20VR
■ Chai	mber temp	o. : 75C					
	8A	Not done	Not done	1. O	3. 🔾	1. O	3. 🔾
If	9A	Not done	Not done	2. 🔾	5. O	2. O	5. O
	11A	Not done	Not done	4. O	Not done	4. O	Not done
■ Chai	mber temp	o. : 90C					
	8A	Not done	Not done	6. O	8. O	6. 🔿	9. O
1.0	9A	Not done	1. O	7. 🔾	_	7. O	10. O
If	11A	2. 🔾	3. ×	9. ×	_	8. O	11. O
	12A	_	_	_	-	12. O	13. ×

### Task-4

## Summary of "Reverse bias test at high temperature";

Test ③-3; J-box-C / without potting

■ Chamber temp.: 75°C

Reverse	hias /	Vr
INEVELSE	DIG5 /	VI

		15V	20V	<b>25V</b>	30V
	8A	1. Center O	3. Center O		
If / Forward	9 <b>A</b>	2. Center O	5. Center O		
current	11A	4. Center O		No thermal runaw	ay

12A

×; Thermal runaway

The numbers mean a test sequence.

■ Chamber temp.: 90°C

		15V	20V	25V	30V
	8A	6. Center O	8. Center O		
If / Forward	9A	7. Center O			
current	11A	9. Center×			
	12A				

Task-4

J-TG4

## Temperature of each diode in J-box under the forward current

# J-box-A-3 / Chamber temp.; 75°C If Left diode Tj, °C Center diode Tj, °C Right diode Tj, °C 9A 130.2 131.2 129.2

J-box-B	-1 / Chamber temp.	; 75°C	
If	Left diode Tj, ℃	Center diode Tj, °C	Right diode Tj, ℃
9A	160.1	173.3	158.7
11A	178.7	192.7	176.8
12A	187.5	201.5	184.5
13A	195.5	212.1	193.7

**■** J-box-B-1 / Chamber temp.; 90°C

If	Left diode Tj, ℃	Center diode Tj, °C	Right diode Tj, °C
9A	171.0	182.6	169.8
11A	189.2	201.4	186.4
12A	197.2	211.3	194.3
13A	205.3	220.1	203.7

The temperature of the center diode is affected by the left and right diodes and becomes the highest.

### Note;

The Tj was obtained from the Vf value using Vf-Tj relation.

Task-4

J-TG4

## Results of the study -1

- 1. We were able to confirm the thermal runaway of the SBD during hightemperature reverse bias.
- 2. As for the thermal runaway, the timing of switching from forward to reverse is important.
- 3. We have confirmed that the conditions for the thermal runaway was different according to the type of J-box (ex.; J-box shape and with or without the potting materials).
  - → We are planning to perform the thermal runaway test for some more J-boxes with different diodes.
- 4. In case of typical J-box with 3 diodes in the box, the temperature of the center diode is affected by the left and right side diodes and becomes the highest.

## **Contents of this report**

1. Thermal runaway test results of J-boxes

2. Tj measurement method for Bypass diode

## Tlead method vs Vf-Tj method

From our experiment,

As for Diode Tj, the difference was confirmed in "Vf-Tj method" and "Tlead method".

→ with experimental data on the next page.

Task-4

J-TG4

PA			Left	diode	Center	diode	Right	diode
If  11A 175.2 178.7 183.4 192.7 156.9 176  12A 183.5 187.5 192.4 201.5 164.0 184  13A 192.0 195.5 201.2 212.1 170.7 193  [Chamber temp.; 90℃]  Left diode Center diode Right diode  Tlead, ℃ Vf-Tj, ℃ Tlead, ℃ Vf-Tj, ℃ Tlead, ℃ Vf-Tj, ℂ  9A 168.8 171 175.2 182.6 154.2 163  11A 185.4 189.2 192.8 201.4 168.1 186  12A 193.7 197.2 201.9 211.3 174.7 194  13A 201.7 205.3 210.4 220.1 181.3 203  Note 1. : Tlead; Tj by "Tlead method"  Tj = Tlead + (Rth ×Vf×lf), Rth= 2.5°C/W provided by diode maker			Tlead, ℃	Vf-Tj, ℃	Tlead, ℃	Vf-Tj, ℃	Tlead, ℃	Vf-Tj, ℃
Tigorian   Tigorian		9A	158.1		165.0	173.3	143.1	158.7
12A	1.6	11A	175.2	178.7	183.4	192.7	156.9	176.8
[Chamber temp.; 90°C]  Left diode Center diode Right diode  Tlead, °C Vf-Tj, °C Tlead, °C Vf-Tj, °C Tlead, °C Vf-Tj, °C  9A 168.8 171 175.2 182.6 154.2 163  11A 185.4 189.2 192.8 201.4 168.1 186  12A 193.7 197.2 201.9 211.3 174.7 194  13A 201.7 205.3 210.4 220.1 181.3 203  Note 1. : Tlead; Tj by "Tlead method"  Tj = Tlead + (Rth × Vf × If), Rth= 2.5°C/W provided by diode maker	"	12A	183.5	187.5	192.4	201.5	164.0	184.5
Left diode         Center diode         Right diode           Tlead, ℃         Vf-Tj, ℃         Tlead, ℃         Vf-Tj, ℃         Tlead, ℃         Vf-Tj, ℃           9A         168.8         171         175.2         182.6         154.2         169.1           11A         185.4         189.2         192.8         201.4         168.1         186.1           12A         193.7         197.2         201.9         211.3         174.7         194.1           13A         201.7         205.3         210.4         220.1         181.3         203.1           Note 1. : Tlead ; Tj by "Tlead method"         1.2		13A	192.0	195.5	201.2	212.1	170.7	193.7
Left diode         Center diode         Right diode           Tlead, °C         Vf-Tj, °C         Tlead, °C         Vf-Tj, °C         Tlead, °C         Vf-Tj, °C           9A         168.8         171         175.2         182.6         154.2         169           11A         185.4         189.2         192.8         201.4         168.1         186           12A         193.7         197.2         201.9         211.3         174.7         194           13A         201.7         205.3         210.4         220.1         181.3         203           Note 1. : Tlead ; Tj by "Tlead method"         Tj = Tlead + (Rth × Vf × lf ), Rth= 2.5 °C/W provided by diode maker	rCh		000- 7					
Tlead, ℃ Vf-Tj, ℃ Tlead, ℃ Vf-Tj, ℃ Tlead, ℃ Vf-Tj, ℃  9A 168.8 171 175.2 182.6 154.2 169  11A 185.4 189.2 192.8 201.4 168.1 189  12A 193.7 197.2 201.9 211.3 174.7 194  13A 201.7 205.3 210.4 220.1 181.3 203  Note 1. : Tlead ; Tj by "Tlead method"  Tj = Tlead + (Rth × Vf × If ), Rth= 2.5℃/W provided by diode maker	ĮC na	amber ten		diode	Center	diode	Right	diode
If       9A       168.8       171       175.2       182.6       154.2       168.1         11A       185.4       189.2       192.8       201.4       168.1       186.1         12A       193.7       197.2       201.9       211.3       174.7       194.1         13A       201.7       205.3       210.4       220.1       181.3       203.1         Note 1. : Tlead ; Tj by "Tlead method"         Tj = Tlead + (Rth × Vf × lf ), Rth= 2.5°C/W provided by diode maker								
12A       193.7       197.2       201.9       211.3       174.7       194         13A       201.7       205.3       210.4       220.1       181.3       203         Note 1. : Tlead ; Tj by "Tlead method"       Tj = Tlead + (Rth × Vf × lf ), Rth= 2.5 °C/W provided by diode maker		9A						
12A 193.7 197.2 201.9 211.3 174.7 194 13A 201.7 205.3 210.4 220.1 181.3 203  Note 1. : Tlead ; Tj by "Tlead method"  Tj = Tlead + (Rth × Vf × lf ), Rth= 2.5°C/W provided by diode maker		11A	185.4	189.2	192.8	201.4	168.1	186.4
Note 1. : Tlead ; Tj by "Tlead method"  Tj = Tlead + (Rth × Vf × lf ), Rth= 2.5°C/W provided by diode maker	17	12A	193.7	197.2	201.9	211.3	174.7	194.3
Tj = Tlead + (Rth ×Vf×If), Rth= 2.5°C/W provided by diode maker		13A	201.7	205.3	210.4	220.1	181.3	203.7
	lote 1	1. : Tlead ; T	j by "Tlead m	nethod"				
Note 2. : Vf-Ti : Ti by "Vf-Ti method"			-	•	lf), Rth= 2.5	°C/W provid	ed by diode	maker
	Note 2	2. : Vf-Tj ; T						
in accordance with "IEC61646 Ed.2 10.18 Btpass diode thermal test /								
Why always	Why always							
Tlead < Vf-Tj ?								

## Tlead method

The correct Tj can not be obtained by Tlead method.


Because, the thermal resistance (Rth) could vary.

$$Tj = Tlead + (Rth \times If \times Vf)$$

The reason that thermal resistance varies is as follows; there is a difference in heat radiation conditions because diodes are installed in various J-box.

→ We are now measuring in order to obtain the support data.

## **Heat flow from Diode chip**




Task-4

J-TG4

## Vf – Ti method

Once Vf-Tj relation is obtained,
 Tj is easily decided from the value of Vf.

Vf-Tj relation can be acquired by measuring the temperature of the lead and the voltage across the diode in thermal equilibrium condition.



## Results of the study -2 (1/2)

From this experiment, the difference was confirmed in <a href="Vf-Tj">Vf-Tj</a> method and <a href="Tlead method">Tlead method</a> as for Tj of diode.

Regarding the thermal resistance (Rth) by Tlead method, Rth is provided by Diode maker.

When it is assembled into the J-box, an apparent Rth will vary because of the influence of wiring left and right side diodes, including Heat-sink.

$$Tj = Tlead + (Rth \times If \times Vf)$$

## Results of the study -2 (2/2)

Therefore, we should use the Vf-Tj method in accordance with "paragraph 10.18 Bypass diode thermal test / procedure 2 specified in IEC61646".

In order to continue accumulating technical data for Tj of diodes, we would like to propose a Vf-Tj method.

## **Next activities**

- 1. Establishment of a method of thermal design verification test for J-box, and preparation of a draft standard
- 2. Development and manufacturing of thermal runaway test equipment
- 3. Suggestions for improvement of Diode Tj measurement method
- 4. In order to discuss the rating system, we have to confirm the changes of the characteristics of reverse bias after long term reliability test.

## Thank you for your attention.

## Acknowledgment;

I would like to thank those who have helped us i.e. SHARP, Onamba, Nihon Inter Electronics, Sanken Electronic and SOMA Optics.

## **Posters**

### Task-4 Region US

### **Problem Description**

- · By-pass diodes generally get "activated" during a shading occurrence in the field.
- For a 72-cell module with 3 by-pass diodes per module, the diodes are typically of the Schottky type and rated 40 to 45 V for maximum reverse voltage and 10 to 20 A for maximum forward current and maximum junction temperature of 150°C.
- Right after a shading occurrence and while the diode is still at high temperature, the diode goes into the
  normal mode where it sees the operating voltage of 24 cells or roughly 8 to 12 V and that induces a reverse
  leakage current that can exceed the diode reverse current rating at that temperature with the destruction of
  that diode most likely in the open mode, although shorted diodes have also been seen.
- We developed a very simple method to test diodes in a j-box or individually in the lab without the need for a sophisticated thermal chamber.

### Simple Test Procedure

- 30 A 60 V power supply
- Thermo-couples and Fluke meter
- Connect diodes in forward mode and pass 12 to 15 A (note that the central diode always heats up faster)
- Wait until diodes temperature reaches 150°C
- Quickly reverse polarities and apply 10V per diode while reading the reverse current
- High current diodes fail quickly in a "run-away" mode; i.e. the hotter they get the more current they pass and so forth until the junction melts
- Lower current diodes cool down and stabilize safely at relatively low current.
- Tests were also done on individual diodes as well, outside the j-box with similar results


## 

- Typ. instantaneous leakage current vs. rev. voltage
- Vr = 10V or 25% or Vrmax
- Ir is then 700 mA at 150°C
- P reverse is 7 W
- Diode exceeds 200°C and fails within seconds in the open mode (most of the time)
- A dozen diodes were tested under these conditions and all failed open





### Low Reverse Current Diode



Typical Reverse Leakage Characteristics

- Vr = 10V or 25% or Vrmax
- Ir is then 20 mA
- Preverse is 0.2 W
- Diode cools down to less than 100°C within seconds and further down
- No problem with this type of diode

### Standards and Certification

- Field failures of by-pass diodes are most concerning when the diode(s) fail open due to shading conditions as the upcoming shading incident will undermine the cell(s) involved and may lead to cell(s) failure and other related safety problems
- An official test procedure needs to be incorporated into the international standards (performance, reliability and safety) and pass/fail criteria included
- At a minimum, choose the diodes that have the appropriate reverse characteristics

### The thermal reliability study of bypass diodes in photovoltaic modules

National Renewable Energy Laboratory, Golden, Colorado, USA
State Key Lab of Photovoltaic Science and Technology, Trinasolar Co. Ltd., Changzhou, China

Bypass diodes are a standard addition to PV (photovoltaic) modules. The bypass diodes' function is to eliminate the reverse bias hot-spot phenomena which can damage PV cells and even cause fire if the light hitting the surface of the PV cells in a module is not uniform. The design and qualification of a reliable bypass diode device is of primary importance for the solar module. To study the detail of the thermal design and relative long term reliability of the bypass diodes used to limit the detrimental effects of module hot-spot susceptibility; this paper presents the result of high temperature durability and thermal cycling testing and analysis for the selected diodes. During both the high temperature durability and the thermal cycle testing, there were some diodes with obvious performance degradation or failure in J-box 1 with bad thermal design. Restricted heat dissipation causes the diode to operate at elevated temperatures which could lower its current handling capability and cause premature failure. Thermal cycle with forward biased current to the diode, is representative of hot spot conditions, can impose a strong thermal stress to diode, and may cause failure for bypass diodes in some PV module that may be able to pass the present criteria of IEC 61215.

### Experiments Test samples(shown in fig.1 and fig.2): > 3 types of junction boxes for testing > J-boxes were attached on mini laminate modules

- > 3 diodes per j-box
- ➤ Diode rated current > 10A > Thermocouples were bonded to diode cases

- Measure forward and reverse characteristics of diodes before each thermal durability test
- Monitor current and voltage data of diodes and/or power supply
- ➤ Monitor case temperature of each diode

- Put the samples in chamber with controlled temperature of 50, 60, 75°C
   Add forward current of 10A to bypass diodes
- Monitor the bypass diode case temperature and forward voltage drop and current

- Test 2
   Chamber temperature cycled from -40°C to 85°C
- 3 hours per cycle
   Dwell time at both 85°C & -40°C are 10~30 minutes
- · Add forward bias current of 10A to diodes when the chamber temperature is
- higher than 25°C
   One power supply is used for one J-box (3 power supplies).
- 100 cycles

- Chamber temperature cycled from -40°C to 85°C
   3 hours per cycle
- Dwell time at both 85°C & -40°C are 10~30 minutes
- Add reverse bias voltage of 12V to diodes when the chamber temperature is higher than 25°C.
- One power supply is used for one diode(9 power supplies).
   100 cycles

- One hour of reversed bias (12 V) plus one hour of forward bias(10A) per cycle
   20 cycles



Fig. 1. Junction box sample for testing



Fig. 2. Assembled testing samples in the chamber

### High temperature endurance testing with forward biased current was applied to bypass diodes to assess diodes operating performance under long-term hot spot condition.


- ➤ Diodes temperature rise of 3 I-box during the testing(shown in fig 3 and fig 4)
- Diodes temperature rise of 3-box during the testingishown in rig. 3 and rig.4):

   Box 1: Temperature rises of diodes 1-1 and 1-2 increased by 20°C. The highest diode case temperature reached 220°C when the chamber temperature was 60°C

   Box 2: Temperature rises of diodes were very stable.
- . Box 3: Temperature rises of diodes 3-1, 3-2 and 3-3 increased slightly
- · Temperature rises of diodes decreased when ambient temperature increased . Diode temperature rises of J-box 1 and 3 went up after restart testing.

### Diodes forward voltage of 3 J-box during the testing:

- I-box 1: Voltages varied with testing time. Forward voltage of diodes 1-2 increased dramatically
- after restarted testing(Oct. 6), while voltage of diodes1-1, 1-3 decreased. . J-box 2: Voltages were stable
- No diode failed after the high temperature testing.






Fig. 3. Diode case temperature rise for 3 J-box during high temperature testing



Fig. 4 Diodes forward voltage of 3 J-box during the high temperature testing


Thermal cycle plus forward bias endurance testing was applied to bypass diodes to assess diodes reliability under thermal cycling caused by ambient temperature change combined with hot spot current flow.

>Box - 3: -40 ~ 157°C

- Diodes performance after the testing:

  ➤Diodes forwards bias voltage of Box-1 increase dramatically after 40 cycles. Diodes of Box-1 totally failed after this testing.

  Reverse current(at reverse voltage of 10 - 16V) of diodes 3-2 (middle diode of box-3) and



### Test 3


Thermal cycle plus reverse bias endurance testing was applied to bypass diodes to assess diodes reliability under thermal cycling caused by ambient temperature change without

Diodes case temperature are very close to chamber temperature during the testing

Diodes performance after the testing:

≥12V reverse biased voltage was applied to diodes when the chamber temperature is higher than 25°C.

➤ Diode case temperature was close to chamber temperature. ➤ No failure or obvious degradation of diodes were observed during or after the test.



stics of diodes 2-2(Q2) and diode 3-2(Z2) before and after diodes thermal cycle plus reverse bias testing




Fig. 7. Chamber temperature and diode case temperature of box 3 during diodes thermal cycle plus reverse bias testing

To assess diodes thermal reliability of PV modules, three indoor tests were designed to simulate 3 types of diodes operating condition. The related test results were shown in above

High temperature endurance testing with forward biased current was applied to bypass diodes to assess diodes operating performance under hot spot condition. Mini modules with three types of junction boxes were put in chamber with controlled temperature. Forward biased current of 10A was added to bypass diodes; and the bypass diode case temperature and forward voltage drop and current were monitored during the testing. After 1000 hours' testing, though there is no abnormal appearance of diode were found and no appreciable changes in terms of reverse diode autonima appearance of node were common and no appearance changes in terms of review curve characteristics were detected, the temperature rise of worst diodes in one 1-box increased by 25°C. The temperature rises of diodes in J-box 1 and 3 went up by 2-15°C and their forward voltage increased dramatically after cool down the diodes and restart testing, while that of Jbox 2 was stable. Based on the test result above, we can find if the heat dissipation is not good, there is still some possibility of diodes degradation in PV modules in hot spot condition. When the diodes is forward biased with hot snot current flow the forward current may make the diode hot enough for the dopants that create the N- and P-type areas in the diode to diffuse across the junction, wrecking the semi-conducting behavior that we rely on, and cause performance

Two types of thermal cycle testing were processed to assess the diodes' durability of thermal cycling stress caused by ambient temperature change with or without hot spot in PV modules. Three types of J-boxes were tested in chamber with cycling temperature range from 40°C to S5°C. For the first 100 cycles, forward biased current of 10A was applied to diodes when the chamber temperature is higher than 25°C. One of diodes totally failed with open circuit after the first 100 thermal cycles testing. The high temperature combined with thermal cycling will cause the diodes resistance increase and damage the PN junctions. For the second 100 cycles, -12V reverse biased voltage was added to diodes during the chamber temperature is higher than 25°C. The diodes case and junction temperatures were close to ambient temperature during the second 100 cycles test. And there was no failure or obvious degradation of diodes were observed during or after the test. The diodes performance of PV module is stable if there is no hot spot issue.

The diode performance is stable if the diode is reverse-biased with low diode temperature However, the leakage currents doubles every 10°C as the temperature increase, and eventually the current may reach a level where the heat dissipation within the junction is high enough for the junction temperature to run away. For the field operating condition, the PV modules may encounter momentary shading caused by cloud or bird, etc. The diodes in the modules will work under the condition of high temperature with hot spot current flow firstly when the shading is on the modules. Then the diodes will be reverse-biased in high temperature condition after the shading is gone. For next step, the experiments need be designed to access the diode thermal reliability under simulated the field condition of momentary shading

Based on the test result above, we can find if the heat dissipation is not good, there is still some possibility of diodes degradation or failure in PV modules under hot spot condition. Thermal eycle condition with forward biased current to diode, really representative of hot spot onditions, can impose a strong thermal fatigue stress to diode, and may cause failure for bypass diodes of some PV module that may be able to pass present criteria of IEC 61215.

The authors thank Peter Hacke and Kent Terwilliger of the National Renewable Energy Laboratory for offering help on the experiments. The author applicated Vivek S. Gade of Jabil's Photocoline and Certification Test Laboratory and Paul Robusto of Intertek for insightful comment for the testing result analysis. This work was supported by the U.S. Department of Energy under Contract No. DE-AG-608-605-60836 with the National

1. Barreiro, C., et al. PV by-pass diode performance in landscape and portrait modalities. in Photovoltaic Specialists Conference (PVSC), 2011 37th IEEE. 20 1.

2. Ben-Menahem, S. and S.C. Yang, Online photovoltaic array hot-spot Bayesian

- diagnostics from streaming string-level electric data. in Photovoltaic Specialists Conference (PVSC), 2012 38th IEEE. 2012.
- (PYSC), 2013 88th IEEE 2012

  3. Bower, WI, JM, Quintan, and J. Johnson, Electrical and the mad finite element modeling of are faults in photovoltaic bypass diodes. 2012. p. Medium: ED, Size: 33 p. 4. ARawi, N. A., M. M. A. Kais, and D. J. Asfer, Reliability of photovoltain modules II. Interconnection and bypass diodes effects. Solar Energy Materials and Solar Cells, 1994. 31(4): p. 469-480.